Details

Yes
Complete
2022-06-08 13:45:21
2022-06-22 16:20:45
Sofiyan Saleem Monga
903593544
smonga30@gatech.edu
Accepted Applicant
Angela Elleby
ae4
Kennesaw State University
1000 Chastain Rd Mail Box 0110, Kennesaw, GA 30144-5591
United States
[ 111434 ]
CPE 3020
VHDL Design with FPGAs
Spring 2022
(Semester Basis)
4 credit hours
ECE 3XXX, 4 credit hours
Not Policy
ECE 3XXX, 4 credit hours
Not Policy

Put on Hold

Reasons

All new notes are visible to the requester.

Use the Submit button to move this evaluation to the Hold phase.

Exit without submitting

Notes

2022-06-21 14:41:49 - Crystal Canady Elster <celster3>

CMPE transfer student

Trail Log

2022-06-22 16:20:45

Final articulation by Makesia D Scott (ms366), Registrar Staff. GT Equiv: ECE 3XXX (4). Not Policy. Phase changed from Registrar 2 to Complete.

2022-06-22 14:23:36

Equivalencies entered by Angela Elleby (ae4), Faculty/Staff. GT Equiv: ECE 3XXX (4). Not Policy. Phase changed from Department to Registrar 2.

2022-06-21 14:41:49

Assigned to Angela Elleby (ae4) by Crystal Canady Elster (celster3), Registrar Manager. Phase changed to Department.

2022-06-08 13:45:21

Evaluation initiated by Sofiyan Saleem Monga (smonga30), Student. Phase set to Registrar 1.